Silicon Physical Design Engineer, TPU, Google Cloud

Minimum qualifications:

• Bachelor’s degree in Electrical Engineering or equivalent practical experience.
• 4 years of experience with physical design.
• Experience in block level synthesis, floor-planning, place and route, clock tree synthesis (CTS), timing closure and power analysis.
• Experience with System on a Chip (SoC) cycles.

Preferred qualifications:

• Master’s degree in Electrical Engineering.
• Experience in coding with System Verilog and scripting with TCL.
• Experience with layout verification and design rules.
• Experience in VLSI design in SoC.
• Experience in using physical design tools like Place and Route tools (P&R), Static Timing Analysis (STA) tools, and physical verification tools.

About the job

In this role, you will be part of a team developing ASICs used to accelerate machine learning computation in Data centers. You will collaborate with members of architecture, verification, power and performance, physical design, and more to specify and deliver high quality designs for next generation data center accelerators. You will solve technical problems with innovative micro-architecture and practical logic solutions, and evaluate design options with complexity, performance, power, and area in mind.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Responsibilities

• Take ownership of one or more physical design partitions or top level.
• Drive to the closure of timing and power consumption of the design.
• Contribute to design methodology, libraries, and code review.
• Define the physical design related rule sets for the functional design engineers.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's

Applicant and Candidate Privacy Policy

. Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire. If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form. Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting. To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.